Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Re: LVDS output pins of Altera Cyclone II

There are 2 messages in this thread.

You are currently looking at messages 0 to 2.

Re: LVDS output pins of Altera Cyclone II - onlyspam@online.ms - 2006-12-01 14:32:00

Hi Rob,

I know that I have to use the assigment editor to change the output type from LVTTL 
(default) to LVDS.

But when using LVTTL I always have access to the "output enable" of the output
pin to tri-
state the pin. But this does not work when using LVDS output. 

The output register is always enabled (OE set to '1') when I look at the design with the 
RTL viewer.

This is a little bit strange because actually the Cyclone II parts do not have any
"real" 
LVDS outputs. It is standard LVTTL and the LVDS voltage levels are generated by a specific

set of resitors on the PCB.


--
--------------------------------- --- -- -
Posted with NewsLeecher v3.7 Final
Web @ http://www.newsleecher.com/?usenet
------------------- ----- ---- -- -

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.



Re: LVDS output pins of Altera Cyclone II - Rob - 2006-12-01 23:06:00

Why do you want to tri-state the LVDS outputs?


"tentacle" <o...@online.ms> wrote in message 
news:3ebd3$45708bb0$54964b97$1...@nf16.news-service.com...
> Hi Rob,
>
> I know that I have to use the assigment editor to change the output type 
> from LVTTL
> (default) to LVDS.
>
> But when using LVTTL I always have access to the "output enable" of the 
> output pin to tri-
> state the pin. But this does not work when using LVDS output.
>
> The output register is always enabled (OE set to '1') when I look at the 
> design with the
> RTL viewer.
>
> This is a little bit strange because actually the Cyclone II parts do not 
> have any "real"
> LVDS outputs. It is standard LVTTL and the LVDS voltage levels are 
> generated by a specific
> set of resitors on the PCB.
>
>
> --
> --------------------------------- --- -- -
> Posted with NewsLeecher v3.7 Final
> Web @ http://www.newsleecher.com/?usenet
> ------------------- ----- ---- -- -
> 


______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.