Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | OPB BRAM not bein detected
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
OPB BRAM not bein detected - Venu - 2007-02-14 07:15:00
I am trying to design a system which has a BLOCK RAM on the OPB Bus , interfaced through a OPB_BRAM_IF_CNTLR. I first add an "opb_bram_if_cntlr_0" , and connected it as a slave on the OPB Bus . The system block diagram shows that I have made the slave connection properly, Next i add a "bram_block" and connect the PORT A of the bram_block with the PORT A of the "opb_bram_if_cntlr_0" . Now when i generate the system block diagram, my opb_bram_if_cntrl_0 is no longer on the OPB Bus. !!! More on the console window I get the following error message "Memory controller opb_bram_if_cntlr_0 has a floating bus interface " ... Does any one have any idea , why this could be happening. Thank You Venu______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
