Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Lattice / M-LVDS
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
Lattice / M-LVDS - Metin - 2007-02-16 04:14:00
Hi there, I've heard that some Lattice FPGAs support M-LVDS signalling. Did anyone has any experience with lattice M-LVDS? Are they true M-LVDS driver/receivers? What are the deviations from the TIA/EIA-899 specification? Finally are They current-mode drivers? Thanks.
Re: Lattice / M-LVDS - Gabor - 2007-02-16 16:31:00
On Feb 16, 4:14 am, Metin <meti...@gmx.de> wrote: > Hi there, > > I've heard that some Lattice FPGAs support M-LVDS signalling. > > Did anyone has any experience with lattice M-LVDS? Are they true M-LVDS driver/receivers? What are the deviations from the TIA/EIA-899 specification? Finally are They current-mode drivers? > > Thanks. The only support I've seen for M-LVDS from Lattice uses external resistors to emulate the spec. Check out the ECP2/M family datasheet figure 3-5 and Technote 1102.