Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | MicroBlaze and OPB block ram interface controller run at different frequency
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
MicroBlaze and OPB block ram interface controller run at different frequency - David - 2007-02-22 10:56:00
Hello, all: My question is: Can MicroBlaze and OPB run at one clock frequency and the OPB block ram interface run at another? If it is possible, how can I relize it? Can I change the BRAM_clk someway? Or would you please refer me some useful document about this configuration? Thank you very much for your reply, David______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
