Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Writing to BRAM using OPB

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

Writing to BRAM using OPB - Bhanu Chandra - 2007-04-15 15:47:00

Hi all,

I am trying to make a peripheral attached to the OPB bus. This
peripheral has a BRAM block in it. The idea is to check how to read
and write to the simple BRAM block and later add some logic to the
controller.

The data to be written to an address range is written to the BRAM
block and data is read when needed by the program (this is what we are
trying to implement). We would greatly appreciate any information as
to how to go about interpreting the signals on the OPB and also how to
write / read the data in the BRAM as per the requests on OPB.

Thanks and Regards,
Bhanu

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.



Re: Writing to BRAM using OPB - sovan - 2007-04-15 19:59:00

If you use opb_bram_if_cntlr to attach BRAMs to
opb bus it will use
only one port. The other port can be used to interface with your
logic.

-Sovan.

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: Writing to BRAM using OPB - wsacul@gmail.com - 2007-04-16 13:14:00

On Apr 15, 12:47 pm, "Bhanu Chandra"
<vbh...@gmail.com> wrote:
> Hi all,
>
> I am trying to make a peripheral attached to the OPB bus. This
> peripheral has a BRAM block in it. The idea is to check how to read
> and write to the simple BRAM block and later add some logic to the
> controller.
>
> The data to be written to an address range is written to the BRAM
> block and data is read when needed by the program (this is what we are
> trying to implement). We would greatly appreciate any information as
> to how to go about interpreting the signals on the OPB and also how to
> write / read the data in the BRAM as per the requests on OPB.
>
> Thanks and Regards,
> Bhanu

There's an OPB peripheral creation wizard in EDK that should help
you.  Most of the advanced options you can disable.  Once you have an
ISE project generated you can make it infer bram with vhdl/verilog
formatted as on this page: 
http://toolbox.xilinx.com/docsan/3_1i/data/fise/xst/chap02/xst02013.htm

-wsacul

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.