Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | ISE Smart Ident

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

ISE Smart Ident - mans - 2007-04-18 05:38:00

Hello,
    Is there any facility in ISE to automatically indent source code? The 
similar technique is available in C/C++ editors and I it is very simple to 
add it to ISE for indenting smartly VHDL and Verilog source codes.

Regards



Re: ISE Smart Ident - Sean Durkin - 2007-04-18 06:41:00

mans schrieb:
> Hello,
>     Is there any facility in ISE to automatically indent source code? The 
> similar technique is available in C/C++ editors and I it is very simple to 
> add it to ISE for indenting smartly VHDL and Verilog source codes.
Not as far as I know. But you can tell ISE to use an external editor like
Xemcas, Notepad++, Eclipse with the VHDL-plugin... they all have
indentation, syntax highlighting, templates, code folding...

-- 
My email address is only valid until the end of the month.
Try figuring out what the address is going to be after that...

Re: ISE Smart Ident - Andy Peters - 2007-04-18 13:50:00

On Apr 18, 2:38 am, "mans"
<(myname_here)_123...@yahoo.com> wrote:
> Hello,
>     Is there any facility in ISE to automatically indent source code? The
> similar technique is available in C/C++ editors and I it is very simple to
> add it to ISE for indenting smartly VHDL and Verilog source codes.
>
> Regards

Wow, TWO votes for the ISE text editor ...

-a