Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | mess around with supply voltage to cyclone III

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

mess around with supply voltage to cyclone III - 2007-10-18 13:25:00

Hi,

I have a Cyclone III FPGA. I have created a circuit on it whose
performance I want to observe under the influence of supply voltage
variations and glitches.

I want to create intentional glitches of this cyclone iii development
board. Any ideas?

-PrincessGateArray.




Re: mess around with supply voltage to cyclone III - David Spencer - 2007-10-18 15:49:00

> Hi,
>
> I have a Cyclone III FPGA. I have created a circuit on it whose
> performance I want to observe under the influence of supply voltage
> variations and glitches.
>
> I want to create intentional glitches of this cyclone iii development
> board. Any ideas?
>
> -PrincessGateArray.
>
What you are trying to do sounds like a very dangerous approach to design. 
Even if you manage to achieve 100% test coverage of your design during the 
glitches and supply variations (which will depend on the complexity of the 
design and how you're testing it), you will still only have tested one 
sample. Your time would be much better spent ensuring that you have a stable 
power supply all the time. 



Re: mess around with supply voltage to cyclone III - Jim Granville - 2007-10-18 18:12:00

f...@gmail.com wrote:
> Hi,
> 
> I have a Cyclone III FPGA. I have created a circuit on it whose
> performance I want to observe under the influence of supply voltage
> variations and glitches.
> 
> I want to create intentional glitches of this cyclone iii development
> board. Any ideas?

For testing Logic under Supply variations, I fed a Signal generator into
the ADJ pin on the regulator, via a resistor. This allows you to 
modulate Vcc at various speeds, and also ramp it slowly.
That can be useful for margin testing: If your design fails at 
VccNOM-2%, you probably have work to do.
If it work past VccMIN on the data sheet, you can have more
confidance.

-jg

______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.