Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Define the primary clock with XST in VHDL

There are 3 messages in this thread.

You are currently looking at messages 0 to 3.

Define the primary clock with XST in VHDL - Julien Lochen - 2008-02-18 09:17:00

Hello Guys,

How to specify with XST that an input of a VHDL entity is a clock ?

I guess it is not automatic because after the XST logic synthesis,
noone of my "process" have been synthetized ?

thanks, Julien



Re: Define the primary clock with XST in VHDL - KJ - 2008-02-18 10:01:00

On Feb 18, 9:17=A0am, Julien Lochen
<loc...@noos.fr> wrote:
> Hello Guys,
>
> How to specify with XST that an input of a VHDL entity is a clock ?
>
> I guess it is not automatic because after the XST logic synthesis,
> noone of my "process" have been synthetized ?
>
> thanks, Julien

Use a simulator to verify correct functional operation of your top
level design...after that you should find that XST synthesizes your
design properly.

KJ
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: Define the primary clock with XST in VHDL - Mike Treseler - 2008-02-18 12:58:00

Julien Lochen wrote:

> How to specify with XST that an input of a VHDL entity is a clock ?
> I guess it is not automatic because after the XST logic synthesis,
> noone of my "process" have been synthetized ?


XST or quartus synthesis will find the clock in
vhdl code that matches a synchronous process template.
There are many ways to do this.
Here's one:

architecture synth of sync_template is
begin
   sync_template : process(reset, clock) is
  -- <declarations go here>
  begin  -- process template
      if reset = '1' then
         init_regs; -- init code here
      elsif rising_edge(clock) then
         update_regs; -- update code here
      end if;
      update_ports;   -- port assignments here
   end process sync_template;
end architecture synth;

details here:
http://home.comcast.net/~mike_treseler/

    -- Mike Treseler