Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | simulating Xilinx cores
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
simulating Xilinx cores - FPGA - 2008-03-13 16:27:00
I would like to simulate some modules in Verilog along with a FIFO generated by ISE core. I would like to know if it is possible to simuate teh Xilinx generated cores. If so, which tools do I need to use for that? Is there a free Xilinx simulator I could use to sereve the purpose? I was using Modelsim till date. I dont think Modelsim would recognize the Xilinx cores. Your comments would be appreciated.______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: simulating Xilinx cores - 2008-03-13 17:45:00
On Mar 13, 1:27 pm, FPGA <FPGA.unkn...@gmail.com> wrote: > I would like to simulate some modules in Verilog along with a FIFO > generated by ISE core. I would like to know if it is possible to > simuate teh Xilinx generated cores. If so, which tools do I need to > use for that? Is there a free Xilinx simulator I could use to sereve > the purpose? I was using Modelsim till date. I dont think Modelsim > would recognize the Xilinx cores. > Your comments would be appreciated. Try this: <http://www.google.com/search?q=simulating+xilinx+cores>; Look at the 2nd result (of the about 248,000 hits). At that site, Xilinx will teach you how to simulate Xilinx cores using the Xilinx version of Modelsim.______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.