Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | FPGA/CPLD Design Group on LinkedIn
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
FPGA/CPLD Design Group on LinkedIn - cpld-fpga-asic - 2008-08-27 06:22:00
FPGA/CPLD Design Group on LinkedIn Group for People Involved In the Design and Verification of FPGA's and CPLD's to Exchange Idea's and Techniques. You should have FPGA/CPLD Design/Verification on your Profile to Join. (The focus is more on FPGA/CPLD in the product as opposed to FPGA's solely as a path to an ASIC) 750+ Members http://www.cpldfpga.com (Tip - when first signing up on linkedin cut-paste from a resume)
