Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | ISE11.1 environment variables mess

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

ISE11.1 environment variables mess - MM - 2009-04-28 17:28:00

Arghhh! Is Xilinx ever going to learn to make
things relative?!!! If they 
defined %XILINX% why do they put whole bunch of absolute paths to the PATH?

C:\Xilinx\11.1\ChipScope\bin\nt;C:\Xilinx\11.1\common\bin\nt;C:\Xilinx\11.1\common\lib\nt;


Don't really expect an answer, just needed to let the steam out ....

/Mikhail