Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Help required on Ethernet with FPGA
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
Help required on Ethernet with FPGA - renupriya - 2009-05-08 02:58:00
Hi .. I'm working on a project which involves a design that has NiOS IIprocessor, DDRSDRAM, SSRAM, a custom Ethernet MAC and other components andI've to run an application on it.. I use NiOS II embedded Evaluationboard(Cyclone III), quartus 8.1 web edition. Since I'm new to Altera, I would like to start with a simple design withan ethernet MAC , then send and recieve packets through it. I'm not strongin Ethernet concepts too. I feel that the design with TSE MAC and socketserver example are too high at this level of me to understand. So can anyone send me a design which has a MAC and also tell me how tosend and recieve packets over it? If possible, can you send me supportingdocuments for mastering the concepts of ethernet. Thanks and Regards Renu
