Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Hi 

How we will convert I/O pads in ASIC to FPGA ( Virtex-5 ). If we have
around 200 I/O pads how will do .

Pls give me some reference reading for this conversion.

THanks
Pradeep

______________________________
Newest Blog by Chris Felton: "The Spartans". Click here to read.

On Jul 2, 3:13=A0pm, "designer_india" <pradeep...@gmail.com> wrote:
> Hi
>
> How we will convert I/O pads in ASIC to FPGA ( Virtex-5 ). If we have
> around 200 I/O pads how will do .
>
> Pls give me some reference reading for this conversion.
>
> THanks
> Pradeep

for each pad in {ASIC_io_pad} do {
   Virtex5PAD vpad =3D new Virtex5PAD();
   vpad =3D convertASIC2Virtex5(pad);
}

or BETTER http://www.xilinx.com/

;-)

______________________________
Newest Blog by Chris Felton: "The Spartans". Click here to read.