Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Video Processing

There are 11 messages in this thread.

You are currently looking at messages 10 to 11.

Re: Video Processing - John_H - 2010-01-07 13:52:00

On Jan 7, 7:31=A0am, "Ghostboy"
<Ghost...@dommel.be> wrote:
> Hi,
>
> I must admit that I'm searching for the VHDL-code that combines the PCI
> core and the algorithm.

There is no VHDL code ready-made and drop-in to connect the PCI core
to your algorithm.  The PCI core has its own interface with associated
timing and enables while the algorithm has its own interface with
timing and enables.  You also need to manage the data coming from the
PC to process and make the data available to the PC once processes,
flagging the system with a PCI interrupt.

Do you have someone you can leverage where you are?  Perhaps treat
them to dinner or a beverage to help you get this stuff together?
It's several hours of work for someone who knows reasonably well what
they're doing and are familiar with the PCI core basics.  For a
beginner it might be a few days before things get moving.

You're not in a real good position to just "make it happen" without
knowing what to do "under the hood."

Good luck with this.
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.



previous | 1 | 2