Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Altera FPGA configuration using JTAG

There are 4 messages in this thread.

You are currently looking at messages 0 to 4.

Altera FPGA configuration using JTAG - gopal_amlekar - 2009-12-24 10:00:00

Hello,

I want to configure an FPGA (Altera Cyclone II) using JTAG programmingmethod via USB. I have done a design using a PIC18F2550 and succedded inconfiguring Xilinx FPGA. I want to do the same thing fo Altera devices.

Has anybody done that previously? The point where I am stuck is, I don'tknow the internal file formats of Altera files (e.g. rbf or sof files etc.) I need information about header and other details in the altera file. So Ican skip them and transmit only the configuration data on JTAG to theFPGA.

Specifically, if anyone can guide me about the file formats of Altera, Iwill be thankful.

Thanking in advance..
Regards,
Gopal Amlekar






Re: Altera FPGA configuration using JTAG - Rob - 2009-12-24 10:39:00

You might be better off using the PIC (or
whatever mirco/processor) 
implement the serial programming.  This method is well documented and 
very straightforward to implement.  I'm not sure Altera publishes 
anything allowing you to configure using JTAG, other than their 
proprietary ByteBlaster, etc.



gopal_amlekar wrote:
> Hello,
> 
> I want to configure an FPGA (Altera Cyclone II) using JTAG programming
> method via USB. I have done a design using a PIC18F2550 and succedded in
> configuring Xilinx FPGA. I want to do the same thing fo Altera devices.
> 
> Has anybody done that previously? The point where I am stuck is, I don't
> know the internal file formats of Altera files (e.g. rbf or sof files etc.)
>  I need information about header and other details in the altera file. So I
> can skip them and transmit only the configuration data on JTAG to the
> FPGA.
> 
> Specifically, if anyone can guide me about the file formats of Altera, I
> will be thankful.
> 
> Thanking in advance..
> Regards,
> Gopal Amlekar
> 
> 
> 

Re: Altera FPGA configuration using JTAG - gopal_amlekar - 2009-12-25 00:37:00

Hello,

Thanks for reply.

Reason for using JTAG is: I am already using this PIC18 to configure aXilinx FPGA on JTAG. So the JTAG low level protocol is ready. I coulddecode Xilinx bit file. With Altera, what remanis is only extracting theactual configuration data from the rbf (or any other) file. For any otherconfiguration scheme, I may have to carry out some hardware change too..

If you or anyone has some clue about rbf file format, that will be verymuch useful. JRunner software from Altera shows first 44 bytes is theheader in rbf file. So does it meant that from 45th byte onwards,everything else is configuration data?

Regards,

>You might be better off using the PIC (or whatever mirco/processor) 
>implement the serial programming.  This method is well documented and 
>very straightforward to implement.  I'm not sure Altera publishes 
>anything allowing you to configure using JTAG, other than their 
>proprietary ByteBlaster, etc.
>
	   
					
---------------------------------------		
This message was sent using the comp.arch.fpga web interface onhttp://www.FPGARelated.com

Re: Altera FPGA configuration using JTAG - Antti - 2009-12-25 07:47:00

On Dec 25, 7:37=A0am, "gopal_amlekar"
<gopal_amle...@yahoo.com> wrote:
> Hello,
>
> Thanks for reply.
>
> Reason for using JTAG is: I am already using this PIC18 to configure a
> Xilinx FPGA on JTAG. So the JTAG low level protocol is ready. I could
> decode Xilinx bit file. With Altera, what remanis is only extracting the
> actual configuration data from the rbf (or any other) file. For any other
> configuration scheme, I may have to carry out some hardware change too..
>
> If you or anyone has some clue about rbf file format, that will be very
> much useful. JRunner software from Altera shows first 44 bytes is the
> header in rbf file. So does it meant that from 45th byte onwards,
> everything else is configuration data?
>
> Regards,
>
> >You might be better off using the PIC (or whatever mirco/processor)
> >implement the serial programming. =A0This method is well documented and
> >very straightforward to implement. =A0I'm not sure Altera publishes
> >anything allowing you to configure using JTAG, other than their
> >proprietary ByteBlaster, etc.
>
> --------------------------------------- =A0 =A0 =A0 =A0
> This message was sent using the comp.arch.fpga web interface onhttp://www=
.FPGARelated.com

RBF is raw binary
so there is no in detail description of it, same as BIT file
you take the file and use it as RAW data

Antti






______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.