Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | ASM hardware language definition file for Altera/Xilinx

There are 8 messages in this thread.

You are currently looking at messages 0 to 8.

ASM hardware language definition file for Altera/Xilinx - Weng Tianxiang - 2010-01-02 13:21:00

Hi,
I need to write ASM hardware language for circuits. I wrote a lot
about 10 years ago for Altera chip. Now I couldn't find the ASM
hardware language definition file from Altera/Xilinx.

Please help give a connection.

Thank you.

Weng



Re: ASM hardware language definition file for Altera/Xilinx - glen herrmannsfeldt - 2010-01-02 14:56:00

Weng Tianxiang <w...@gmail.com> wrote:

> I need to write ASM hardware language for circuits. I wrote a lot
> about 10 years ago for Altera chip. Now I couldn't find the ASM
> hardware language definition file from Altera/Xilinx.

I remember from XC4000 days the editor that would let one examine
and modify the design at a very low level.  I also used it to 
generate macros at a low level and instatiate those macros from
high level verilog code.  I never knew that called ASM, though.

There are also the netlists, with the lowest one at the CLB or
LUT level, which one might also be able to read, write, or modify.

At FPGA densities, that is rarely useful or necessary.

For lower density CPLD devices, I believe there is still a low
level language to describe the design.

-- glen
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: ASM hardware language definition file for Altera/Xilinx - grigio - 2010-01-06 03:19:00

On 2 Gen, 19:21, Weng Tianxiang
<wtx...@gmail.com> wrote:
> Hi,
> I need to write ASM hardware language for circuits. I wrote a lot
> about 10 years ago for Altera chip. Now I couldn't find the ASM
> hardware language definition file from Altera/Xilinx.

Perhaps PALASM?

Re: ASM hardware language definition file for Altera/Xilinx - Weng Tianxiang - 2010-01-06 11:38:00

On Jan 6, 12:19=A0am, grigio
<crowne...@gmail.com> wrote:
> On 2 Gen, 19:21, Weng Tianxiang <wtx...@gmail.com> wrote:
>
> > Hi,
> > I need to write ASM hardware language for circuits. I wrote a lot
> > about 10 years ago for Altera chip. Now I couldn't find the ASM
> > hardware language definition file from Altera/Xilinx.
>
> Perhaps PALASM?

Yes, it is similar language, but Altera has its own language name, and
not called PALASM.

Weng

Re: ASM hardware language definition file for Altera/Xilinx - RCIngham - 2010-01-07 05:41:00

>On Jan 6, 12:19=A0am, grigio
<crowne...@gmail.com> wrote:
>> On 2 Gen, 19:21, Weng Tianxiang <wtx...@gmail.com> wrote:
>>
>> > Hi,
>> > I need to write ASM hardware language for circuits. I wrote a lot
>> > about 10 years ago for Altera chip. Now I couldn't find the ASM
>> > hardware language definition file from Altera/Xilinx.
>>
>> Perhaps PALASM?
>
>Yes, it is similar language, but Altera has its own language name, and
>not called PALASM.
>
>Weng
>

Do you mean AHDL?
	   
					
---------------------------------------		
This message was sent using the comp.arch.fpga web interface onhttp://www.FPGARelated.com

Re: ASM hardware language definition file for Altera/Xilinx - Weng Tianxiang - 2010-01-07 11:02:00

On Jan 7, 2:41=A0am, "RCIngham"
<robert.ing...@gmail.com> wrote:
> >On Jan 6, 12:19=3DA0am, grigio <crowne...@gmail.com> wrote:
> >> On 2 Gen, 19:21, Weng Tianxiang <wtx...@gmail.com> wrote:
>
> >> > Hi,
> >> > I need to write ASM hardware language for circuits. I wrote a lot
> >> > about 10 years ago for Altera chip. Now I couldn't find the ASM
> >> > hardware language definition file from Altera/Xilinx.
>
> >> Perhaps PALASM?
>
> >Yes, it is similar language, but Altera has its own language name, and
> >not called PALASM.
>
> >Weng
>
> Do you mean AHDL?
>
> --------------------------------------- =A0 =A0 =A0 =A0
> This message was sent using the comp.arch.fpga web interface onhttp://www=
.FPGARelated.com

Hi,
Thank you. It is AHDL. Where can I find its definition file now?

Weng

Re: ASM hardware language definition file for Altera/Xilinx - RCIngham - 2010-01-07 11:59:00

>On Jan 7, 2:41=A0am, "RCIngham"
<robert.ing...@gmail.com> wrote:
>> >On Jan 6, 12:19=3DA0am, grigio <crowne...@gmail.com> wrote:
>> >> On 2 Gen, 19:21, Weng Tianxiang <wtx...@gmail.com> wrote:
>>
>> >> > Hi,
>> >> > I need to write ASM hardware language for circuits. I wrote a lot
>> >> > about 10 years ago for Altera chip. Now I couldn't find the ASM
>> >> > hardware language definition file from Altera/Xilinx.
>>
>> >> Perhaps PALASM?
>>
>> >Yes, it is similar language, but Altera has its own language name, and
>> >not called PALASM.
>>
>> >Weng
>>
>> Do you mean AHDL?
>>
>> --------------------------------------- =A0 =A0 =A0 =A0
>> This message was sent using the comp.arch.fpga web interfaceonhttp://www=
>.FPGARelated.com
>
>Hi,
>Thank you. It is AHDL. Where can I find its definition file now?
>
>Weng
>

I suggest that you start at:
http://quartushelp.altera.com/current/mergedProjects/hdl/ahdl/ahdl_intro.htm

If you have QuartusII on your local PC, the same information should be inits help files.
	   
					
---------------------------------------		
This message was sent using the comp.arch.fpga web interface onhttp://www.FPGARelated.com
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: ASM hardware language definition file for Altera/Xilinx - Weng Tianxiang - 2010-01-07 22:46:00

On Jan 7, 8:59=A0am, "RCIngham"
<robert.ing...@gmail.com> wrote:
> >On Jan 7, 2:41=3DA0am, "RCIngham" <robert.ing...@gmail.com>
wrote:
> >> >On Jan 6, 12:19=3D3DA0am, grigio <crowne...@gmail.com> wrote:
> >> >> On 2 Gen, 19:21, Weng Tianxiang <wtx...@gmail.com> wrote:
>
> >> >> > Hi,
> >> >> > I need to write ASM hardware language for circuits. I wrote a
lot
> >> >> > about 10 years ago for Altera chip. Now I couldn't find the
ASM
> >> >> > hardware language definition file from Altera/Xilinx.
>
> >> >> Perhaps PALASM?
>
> >> >Yes, it is similar language, but Altera has its own language name, an=
d
> >> >not called PALASM.
>
> >> >Weng
>
> >> Do you mean AHDL?
>
> >> --------------------------------------- =3DA0 =3DA0 =3DA0 =3DA0
> >> This message was sent using the comp.arch.fpga web interface
> onhttp://www=3D
> >.FPGARelated.com
>
> >Hi,
> >Thank you. It is AHDL. Where can I find its definition file now?
>
> >Weng
>
> I suggest that you start at:http://quartushelp.altera.com/current/mergedP=
rojects/hdl/ahdl/ahdl_in...
>
> If you have QuartusII on your local PC, the same information should be in
> its help files.
>
> --------------------------------------- =A0 =A0 =A0 =A0
> This message was sent using the comp.arch.fpga web interface onhttp://www=
.FPGARelated.com

Hi,
Thank you. That is what I want.

Weng
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.