Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | simulation+configuration with Ethernet Lite MAC (xilinx)
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
simulation+configuration with Ethernet Lite MAC (xilinx) - xenix - 2010-01-25 14:44:00
Hello all, I am trying to test configure and test one design using microbl;aze and xps_ethernetlite. I am making a testbench for the modelsim but it is doesnt work. i am trying to find a tutorial/example from xilinx but nothing how to configure the IPcore. do you have something in mind? Thank in advance all the best Lastval
