Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | (correction)data transfer between PC and DE2 board
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
(correction)data transfer between PC and DE2 board - summer - 2010-01-27 20:29:00
HI everyone, I'm trying to send 16 byte data block from PC to DE2 board and then the DE2board will transfer back the data to PC using bulk transfer. For the firmware part, I do modify the ReadEndpoint, WriteEndpoint andSetEndpointConfiguration to read and write 16 bytes data. But I stillcan’t get the correct result. What had I miss? Can somebody help me? Thanks, summer --------------------------------------- Posted through http://www.FPGARelated.com
