Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Unknown LVDS pinout order
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
Unknown LVDS pinout order - jorbedo - 2010-02-03 06:25:00
Hi, I had been learning LVDS as a hobby but I'm having a hard timeunderstanding the pinout orders. Right know I would like to know the precise order of the pinouts of an LCDpanel (30 pin I-Pex connector) between the panel and the motherboard (Atomz520 Intel US15w chipset). MB and panel pics: 47170574@N08/" target=_blank rel="nofollow">http://www.flickr.com/photos/47170574@N08/> How can achieve this?, via software, oscilloscope, voltage measurements?,what are the risks to mess the LCD panel?. I know that for many of you these are dumb questiosn, but is not easy tofind info about this topic. Thanks for nay help, Regards George B. --------------------------------------- Posted through http://www.FPGARelated.com______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
