Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST


Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Running BMD design on a 64 bit machine

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Running BMD design on a 64 bit machine - Usama - 2010-02-09 08:26:00

Hi,

i have implemented a BMD design using xapp1052. it is running
successfully on a 32 bit machine. but when i run it on a 64 bit
machine i am facing a problem

the problem is that when i set  the register DCSR0 bit 1 and try to
read it a blue screen appears with the message "HARDWARE FAILURE" .
but on the 32 bit machine this is functioning properly.

Please help me if anyone has any idea regarding this issue.

Thanks

Regards,
Usama Bin Aslam
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.