Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Differential Signaling Buffer

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Differential Signaling Buffer - lakshmi3489 - 2010-02-16 00:49:00

Hi 

  Has anyone made use of the Differential Signaling Buffer ipcore in EDK???I have read the pdf accompanying the ipcore and managed to add it properly.But  I am confused as how to connect the output of this buffer to a customfifo i have created.
  please help!!!!	   
					
---------------------------------------		
Posted through http://www.FPGARelated.com