Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | State machines in Quartus
There are 3 messages in this thread.
You are currently looking at messages 0 to 3.
State machines in Quartus - Giorgos Tzampanakis - 2010-02-20 23:34:00
I'm trying to get Quartus to recognize my state machines. I'm using version 9.0. I tried generating a state machine using the State Machine Wizard, but after compiling, if I try to look at it with the State Machine Viewer I get "This design has no State Machine." I tried to copy the Verilog code from the Help file, and I still get the same problem. Is it possible to get Quartus to understand my state machines?______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: State machines in Quartus - Mike Treseler - 2010-02-21 12:06:00
Giorgos Tzampanakis wrote:
> I'm trying to get Quartus to recognize my state machines. I'm
> using version 9.0. I tried generating a state machine using the
> State Machine Wizard, but after compiling, if I try to look at it
> with the State Machine Viewer I get "This design has no State
> Machine." I tried to copy the Verilog code from the Help file,
> and I still get the same problem.
I would look at the RTL view to
see how the code synthesized.
> Is it possible to get Quartus to understand my state machines?
Yes. The Quartus viewer draws a state diagram when
I update an enumeration using a case statement.
Learn vhdl or verilog and get a simulator.
-- Mike Treseler
______________________________Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: State machines in Quartus - Derek Simmons - 2010-02-21 15:57:00
On Feb 20, 11:34=A0pm, Giorgos Tzampanakis <g...@hw.ac.uk> wrote: > I'm trying to get Quartus to recognize my state machines. I'm > using version 9.0. I tried generating a state machine using the > State Machine Wizard, but after compiling, if I try to look at it > with the State Machine Viewer I get "This design has no State > Machine." I tried to copy the Verilog code from the Help file, > and I still get the same problem. > > Is it possible to get Quartus to understand my state machines? Without seeing the code I'm guessing it was optimized out. Quartus defaults to one-hot state machines. In settings (someplace) you need to tell it 'custom' or 'user defined' (I forget which). That might not be enough, you might also have to associate each state with an output signal or it might go poof. For small state machines I'll create a signal and tie it to a pin with an LED.