Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Using the SignalTap Logic Analyzer
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
Using the SignalTap Logic Analyzer - pinkisntwell - 2010-03-08 07:40:00
I'm using Quartus and I'm trying to compile a SignalTap Logic Analyzer file with my project. No matter what I do the only indication I get is "Please compile the project to continue". I have tried compiling and recompiling to no avail. Any help?
Re: Using the SignalTap Logic Analyzer - fpgabuilder - 2010-03-08 12:34:00
On Mar 8, 4:40=A0am, pinkisntwell <pinkisntw...@gmail.com> wrote: > I'm using Quartus and I'm trying to compile a SignalTap Logic Analyzer > file with my project. No matter what I do the only indication I get is > "Please compile the project to continue". I have tried compiling and > recompiling to no avail. Any help? You might be downloading incorrect sof. If you are using the sof programmer built into the signaltap gui, it doesn't change the filename when you create a new rev.