Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | About CLB inter-slice communication in Virtex
There are 2 messages in this thread.
You are currently looking at messages 0 to 2.
About CLB inter-slice communication in Virtex - null - 2010-05-23 19:46:00
In the Virtex 4 FPGA, slices within a CLB are interconnected with eachother. However, in Virtex 5 and Virtex 6, there is no direct connectionbetween slices of a CLB. Why was this change made? Thanks --------------------------------------- Posted through http://www.FPGARelated.com______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
Re: About CLB inter-slice communication in Virtex - Uwe Bonnes - 2010-05-24 07:48:00
null <anonymous.reply.sender@n_o_s_p_a_m.gmail.com> wrote: > In the Virtex 4 FPGA, slices within a CLB are interconnected with each > other. However, in Virtex 5 and Virtex 6, there is no direct connection > between slices of a CLB. Why was this change made? On what connections do you refer? Give some reference to the appropriate diagram in the userguide/datasheet. -- Uwe Bonnes b...@elektron.ikp.physik.tu-darmstadt.de Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------