Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | Performing incremental code coverage with modelsim

There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

Performing incremental code coverage with modelsim - Jean-Baptiste - 2010-07-26 11:48:00

Hello,

I would like to run several simulations one after another with code
coverage on modelsim. This is because I have several testbenches, each
one testing a particular aspect of the design.

However I would like, at the end, to get a coverage report taking in
account every simulations I have run. I believe this could be done but
I can't find any solid documentation on code coverage command line
options (even in model sim command line user guide).

Does anyone have some clues on how to achieve this?

Thanks in advance.
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.