Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | PIT interrupt in Xilinx
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
PIT interrupt in Xilinx - embedded - 2010-08-03 08:47:00
Hello, I am using Virtex 4 FPGA in ML 410 board and ISE 10.1. I want to use PITinterrupt and want to run a subroutine after every 1 second so as to printa statement. May I know how to use PIT interrupt along with code ifpossible? Regards --------------------------------------- Posted through http://www.FPGARelated.com______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
