Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | CPLD development board with 8-bit wide Flash/EEProm

There are 5 messages in this thread.

You are currently looking at messages 0 to 5.

CPLD development board with 8-bit wide Flash/EEProm - stevem1 - 2010-08-17 11:08:00

I have a custom 8051 RTL core that I want to put
into a CPLD
on a development board.

I also need an external Flash/EEProm memory on the same
CPLD development board to run 8051 code from.

Are there any CPLD EVM/development boards that come with
an 8 bit with Flash/EEProm ?

If not I, I will have to attach a socket(for the EEProm), to an
existing
CPLD board.

  thanks,
     -steve



Re: CPLD development board with 8-bit wide Flash/EEProm - Rob Gaddi - 2010-08-17 12:30:00

On 8/17/2010 8:08 AM, stevem1 wrote:
> I have a custom 8051 RTL core that I want to put into a CPLD
> on a development board.
>
> I also need an external Flash/EEProm memory on the same
> CPLD development board to run 8051 code from.
>
> Are there any CPLD EVM/development boards that come with
> an 8 bit with Flash/EEProm ?
>
> If not I, I will have to attach a socket(for the EEProm), to an
> existing
> CPLD board.
>
>    thanks,
>       -steve

How many macrocells are you going to need?  An 8051 is a non-trivial 
amount of logic.

Meanwhile, I think that both the Altera MAX II and the Lattice MachXO 
have on-chip flash that will do what you want, so you don't need to 
worry about a separate chip on the EVM.

-- 
Rob Gaddi, Highland Technology
Email address is currently out of order
______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: CPLD development board with 8-bit wide Flash/EEProm - stevem1 - 2010-08-17 13:14:00

> How many macrocells are you going to need?
=A0An 8051 is a non-trivial
> amount of logic.
>
> Meanwhile, I think that both the Altera MAX II and the Lattice MachXO
> have on-chip flash that will do what you want, so you don't need to
> worry about a separate chip on the EVM.
>
> --
> Rob Gaddi, Highland Technology
> Email address is currently out of order

The custom 8051 is ~10-15K std 2-input gates. That's what we get
when we put the 8051 RTL into an ASIC. But I want the 8051
programation
to be ~permanent in the CPLD and then be able to access the
external Flash/EEprom as the code memory for the 8051.
We need many of these to give to customers for 8051 code
development, but I don't want them affecting the 8051 core
programmation.
I just want them to be able to write code for the 8051 and put that
code into
an external Flash/EE, that they can program on a programmer.

It sounds like I just need to put an EEporm socket on the CPLD board.

  -steve


______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.

Re: CPLD development board with 8-bit wide Flash/EEProm - -jg - 2010-08-18 20:02:00

On Aug 18, 5:14=A0am, stevem1
<steve.martind...@gmail.com> wrote:

> The custom 8051 is ~10-15K std 2-input gates. That's what we get
> when we put the 8051 RTL into an ASIC. But I want the 8051
> programation
> to be ~permanent in the CPLD and then be able to access the
> external Flash/EEprom as the code memory for the 8051.
> We need many of these to give to customers for 8051 code
> development, but I don't want them affecting the 8051 core
> programmation.
> I just want them to be able to write code for the 8051 and put that
> code into
> an external Flash/EE, that they can program on a programmer.
>
> It sounds like I just need to put an EEporm socket on the CPLD board.
>

I'm having trouble tracking this question.

It sounds like you sell 8051 IP, and want a 'working example', but I
cannot imagine someone doing ASICs, programming chips to flip into
sockets - they will expect a PC-Debug pathway (and usually that
pathway, can also pgm the code-storage) - your IP does have Debug,
right ?

 As they are also likely going to be developing peripherals, you could
work up a Dual-FPGA platform ?
- one FPGA holds your IP and accesses the Memory, and is a stable/
known reference point, and the other holds their peripheral
developments.

 A typical asic-8051 would have Flash+SRAM, and allow code to run from
either.

 Interesting on an asic-8051 would be the ability to run from a
combination of SRAM + QuadSPI memory :)

-jg


Re: CPLD development board with 8-bit wide Flash/EEProm - John Adair - 2010-08-20 17:24:00

Have a look at our Craignell1
http://www.enterpoint.co.uk/component_replace=
ments/craignell.html
and Craignell2 http://www.enterpoint.co.uk/component_replacements/craignell=
2.html
modules. We have various processor IPs running in these.

Otherwise lots more choice in our range so if these are not what you
want have a brouse.

John Adair
Enterpoint Ltd.

On 17 Aug, 16:08, stevem1 <steve.martind...@gmail.com> wrote:
> I have a custom 8051 RTL core that I want to put into a CPLD
> on a development board.
>
> I also need an external Flash/EEProm memory on the same
> CPLD development board to run 8051 code from.
>
> Are there any CPLD EVM/development boards that come with
> an 8 bit with Flash/EEProm ?
>
> If not I, I will have to attach a socket(for the EEProm), to an
> existing
> CPLD board.
>
> =A0 thanks,
> =A0 =A0 =A0-steve