Sign in

username:

password:



Not a member?

Search Comp.Arch.FPGA



Search tips

fpga by Keywords

Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST

Ads

See Also

DSPEmbedded SystemsElectronics

Comp.Arch.FPGA | BRAM initialization in EDK 12.2


There are 1 messages in this thread.

You are currently looking at messages 0 to 1.

BRAM initialization in EDK 12.2 - Plutonium - 2010-08-31 17:29:00

Hi!
Xilinx changed BRAM initialization process in EDK 12.2. There is nosystem_conf configuration. Now EDK use mem-files to init BRAMs. In myproject they are filled with data, but in Modelsim  or Isim my software donot executes by CPU(PPC). What is wrong?


	   
					
---------------------------------------		
Posted through http://www.FPGARelated.com