Sign in
Search Comp.Arch.FPGA
fpga by Keywords
Altera | ASIC | CPLD | Cyclone | DCM | DDR | DSP | Ethernet | ISE | JTAG | Linux | LVDS | Microblaze | ML310 | Modelsim | NIOS | OPB | PCI | Quartus | RocketIO | SDRAM | Spartan | Spartan3 | SRAM | Stratix | Verilog | VHDL | Virtex | Virtex-4 | Virtex-II | Xilinx | XST
Ads
See Also
Comp.Arch.FPGA | Tutorial on timing constraints
There are 1 messages in this thread.
You are currently looking at messages 0 to 1.
Tutorial on timing constraints - Mike Santarini - 2010-09-01 14:43:00
Xilinx Guru Austin Lesea penned a great tutorial on timing constraints in the latest issue of Xcell Journal. Here is a link to the flash version http://cde.cerosmedia.com/1G4c56e6f64dfe8012.cde/page/46. You can also download the pdf of the entire issue at http://www.xilinx.com/publications/archives/xcell/Xcell72.pdf. Austin's piece is on page 46.______________________________
Join the blogging team on FPGARelated.com and earn rewards! Details Here.
