FPGARelated.com
Books

Advanced Digital Design with the Verilog(TM) HDL

Ciletti, Michael D. ● 2002

Aimed at advanced courses in digital design for seniors and first-year graduate students in electrical engineering, computer engineering, and computer science, this book assumes and builds on the background of a first course in logic design.

Why Read This Book

You will gain a disciplined, synthesis-oriented approach to complex digital design using Verilog, learning how to specify, structure, and optimize real RTL systems. The book emphasizes practical design techniques (FSMs, datapaths, pipelining, timing) and shows how to write Verilog that maps cleanly to synthesizeable hardware.

Who Will Benefit

Senior undergraduate or first-year graduate students and practicing digital designers who want a methodical, synthesis-focused treatment of RTL design using Verilog.

Level: Advanced — Prerequisites: One course in digital logic/design, basic Boolean algebra and digital circuits, and familiarity with fundamental Verilog constructs.

Get This Book

Key Takeaways

  • Design synthesizable RTL modules and structure larger systems using hierarchical Verilog.
  • Implement and optimize finite state machines and datapath/control partitioning for efficiency.
  • Apply pipelining and timing techniques to meet performance and clocking goals.
  • Use Verilog coding styles that are synthesis-friendly and portable across FPGA/ASIC flows.
  • Create effective testbenches and verification strategies for RTL designs.
  • Analyze synthesis results and apply transformations to reduce area and improve timing.

Topics Covered

  1. Introduction and Design Methodology
  2. Review of Verilog HDL and Modeling Styles
  3. Combinational Design and Structural Modeling
  4. Sequential Design and Registers
  5. Finite State Machine Design and State Encoding
  6. Datapath and Control Partitioning
  7. Synthesis Considerations and Coding for Synthesis
  8. Timing, Clocking, and Pipelining Techniques
  9. Memory, Register Files, and Bus Interfaces
  10. Optimization and Resource Sharing
  11. Design for Test and Verification Practices
  12. Case Studies and Complete Design Examples
  13. Appendices: Verilog Reference and Synthesis Notes

Languages, Platforms & Tools

VerilogFPGA (general)ASIC/ASIC flowsVerilog simulators (ModelSim, VCS etc.)FPGA/ASIC synthesis tools (vendor and commercial synthesizers)

How It Compares

More design-methodology focused than Samir Palnitkar's Verilog HDL (which is primarily a language reference) and less hands-on FPGA-board centric than Pong P. Chu's FPGA prototyping books; Ciletti sits between theory and practical RTL engineering.

Related Books