Due to a chip bug, I have to extend a pulse width(negative)from 10ns
to 100ms in CPLD(Altera 7128). But the difficult is that I have no any
clock into the CPLD, so the CPLD is pure combination logic. how to
extend it in such case?
VHDL Tutorial Series
How FPGAs Work and Why You'll Buy One
MyHDL FPGA Tutorial (LED Strobe)
Introduction to Microcontrollers
Before you can participate to the *related sites forums, you need to login or create an account.