Forums

PLL dynamic phase shift

Started by promach August 1, 2021
Why ck_dynamic is having period of 0.822ns when it is stated to be of 333MHz frequency?

https://i.imgur.com/Rr1jS8Q.png 

https://i.imgur.com/jgfvxk6.png