Andrew Isaak (@Duhast)
Every registers and memory of your scheme should be clock by one signal, ‘clk’ in your case. Search for ‘synchronous design’.To get a certain element ...
Use this form to contact Duhast
Before you can contact a member of the *Related Sites:
- You must be logged in (register here)
- You must confirm you email address