Michael Kellett (@MichaelKellett)
Assuming that your maximum signal frequency will be 200kHz and the sample rate around 1Mhz the Artix 35 FPGA is perfectly capable of realising some kind of digitally...
Crumbs ! I feel your pain !How long have you got for this - Xilinx have been busy trying to get people to believe that you just click a few bits of pre-baked code...
You will almost certainly need buffer memory outside the FPGA. If you design the system to operate at close to or over 1GB/s you are setting yourself to fail. Start...
Assuming that the data source and PC have no more than one (maybe 2) switch(es) between them UDP is the way to go. You will need to design your own protocol to cope...
I don't have any application for the RFSoc parts so no useful help to offer. (Hence the apology at the start of my post :-)For what it's worth I usually start of...
Sorry, can't resist asking - what sort of square waves do you need that you are using an $8k+ dev board to generate them ?MK
Sorry, I can't help you because you either can't or won't provide the level of information needed. So far you've told us that you have an unknown 12 bit ADC and...
This may sound a bit rude but you are not going about asking this in a sensible way.If you already have some parts then tell us exactly what they are - which ADC...
Use this form to contact MichaelKellett
Before you can contact a member of the *Related Sites:
- You must be logged in (register here)
- You must confirm you email address
