Kumar Bhatia (@mon2)
Hi.1) The referenced IP from fpga4fun works. We tested it on an Altera device about a year or so ago. Jean's website is a great learning tool.2) Believe that you...
Hi. I believe in karma. When I was 13/14, had the amazing support of local school teachers and University profs to encourage myself into the field of digital logic....
Lattice is a fine FPGA to learn from. We have done the same. Their tools for the most part are affordable and the hardware works, the documentation sucks and is...
Review that your ch340 drivers are up to date.Be sure that hardware flow control is OFF on the ch340. You can simply short rts & cts pins together or note the...
Hi. Without going into the review of your source code..The Uart ip is directly linked to the clock source for the respective framing. What is the clock value being...
Use this form to contact mon2
Before you can contact a member of the *Related Sites:
- You must be logged in (register here)
- You must confirm you email address
