FPGARelated.com
About vpsampath

SAMPATH VP (@vpsampath)

He has experience in the Electrical Engineering sector for over 4 years and has worked in the Mobile and Electronics Product design sectors in Jakarta, Indonesia and in India for 14 years. He worked as a client interface with Bakrie Telecom, Jakarta in Indonesia. He worked in the development of a VIVA, social networking platform Engaged in patent and research for the clients abroad particularly in the wireless domain. He is an IIT-M Research Park Member EDA Tech forum, Sun Microsystems Member, Institution of Engineers member(IEI).

Clock domain crossing

New thread started 4 years ago
Constraints are essential when developing a new design. The constraints set up are the environmental, clock, test and power boundaries the designers must keep themselves...

Re: FPGA perspective of pins versus PCB perspective

Reply posted 6 years ago (02/19/2018)
create the initial FPGA pin assignments is to use  board-aware FPGA I/O planning and pin assignment tool by the Cadence's tool Allegro/OrCAD FPGA System Planner.Examine...

Use this form to contact vpsampath

Before you can contact a member of the *Related Sites:

  • You must be logged in (register here)
  • You must confirm you email address