FPGARelated.com

Harry Commin (@weetabixharry)

I am a British electronic engineer with a background in implementing DSP in FPGAs and ASICs. I finished my PhD in Electronic Engineering at Imperial College London in 2013 and am currently working for an FPGA design service company in Zurich, Switzerland.

Re: Tips for using Xilinx Ultra RAMs

Reply posted 5 years ago (06/21/2019)
2 ports but not a true dual port... Fixed behaviour, Port A operation completes first.Ah yes, thanks for the correction. It seems like the URAM dual-port behaviour...

Re: recovery/removal violations, does it always matter?

Reply posted 5 years ago (06/20/2019)
If literally nothing happens when reset is released, then it is not clear to me what the purpose of the reset is. However, in this special case, I agree you would...

Re: recovery/removal violations, does it always matter?

Reply posted 5 years ago (06/19/2019)
Imagine that you have a state machine whose state is represented by a 2-bit vector (two flip-flops). In reset, the state is set to "00" which is a valid state. After...

Tips for using Xilinx Ultra RAMs

New thread started 5 years ago
What are the main considerations that I should be aware of if I want to use Ultra RAMs in my design?I am familiar with the Block RAMs used in 5-, 6- and 7-series...

Use this form to contact weetabixharry

Before you can contact a member of the *Related Sites:

  • You must be logged in (register here)
  • You must confirm you email address