On 4 Okt., 15:49, molka <molka.benromdh...@gmail.com> wrote:
> Hello everybody,
>
> I need help in dealling with hard macros (in vhdl). I want to
> instantiate my macro in a vhdl design.
>
> any one have an idea how to do it ? I tied to do as instantiating vhdl
> modules but the synthesizer does not recognize my macro.
>
> Plz help.
>
> thanks in advance.
>
> -------------------------
> --Mlle Molka BEN ROMDHANE
> --Doctorante Comelec
> --Bureau : DA610
> --e-mail: benro...@enst.fr
> --tel: 01 45 81 81 80
> --------------------------

Hi,
what synthesizer? You missed to mention.
There are many, and each dealing different with this.
If you have a real hard macro, consisting of a pre syntesized netlist,
the synthesis tool doesn't have to touch it at all.
Your instantiation will be recognized as a black box (that's how
Xilinx XST calls it, other tools may act differetn), and the Macro-
netlist will be added to your design at a later stage of the
implementation.
Provided that you have set the Macro-Path information correctly in the
tool properties.

Have a nice synthesis
  Eilert

On Oct 4, 9:49=A0am, molka <molka.benromdh...@gmail.com> wrote:
> Hello everybody,
>
> I need help in dealling with hard macros (in vhdl). I want to
> instantiate my macro in a vhdl design.
>
> any one have an idea how to do it ? I tied to do as instantiating vhdl
> modules but the synthesizer does not recognize my macro.
>
> Plz help.
>

You likely haven't included the file that has the VHDL component
definition for the hard macro.  Read the instructions for the hard
macro for how to go about including that in your project.

KJ

Hello everybody,

I need help in dealling with hard macros (in vhdl). I want to
instantiate my macro in a vhdl design.

any one have an idea how to do it ? I tied to do as instantiating vhdl
modules but the synthesizer does not recognize my macro.

Plz help.

thanks in advance.

-------------------------
--Mlle Molka BEN ROMDHANE
--Doctorante Comelec
--Bureau : DA610
--e-mail: benromdh@enst.fr
--tel: 01 45 81 81 80
--------------------------