I want to simulate a fpga-based SDRAM controller with a SDRAM model.

Say the PCB delay is 1 ns, shall I delay the feedback clock with 1ns or 2ns (because of the round trip trace on the PCB)?