If id just look harder!  Found it.  thanks anyway

Hi folks,

I'm new to the Quartus software.  Can someone tell me how to implement
a PLL in the schematic entry mode using a Cyclone FPGA?

I just want to get started with them, but don't see any "lpm" functions
or such to put one in the schematic.

Thanks