Hello,

  We have released the version 0.5 of the SystemC to Verilog
Synthesizable Subset Translator, wich includes support for structures
translation from SystemC to Verilog.

You can download it from
http://www.opencores.org/projects.cgi/web/sc2v/overview

Javier Castillo