Has anybody managed to use the MiG to generate a controller for the DDR
SDRAM on the Xilinx ML401 board?  The RAM (infineon) on the board is
not one of the listed options (they are all micron).

Thanks,

Alastair