FPGARelated.com
Blogs

Summer of gateware is coming (again)

Christopher FeltonApril 29, 20162 comments

How time flies!  I swear my last post was a summary of the 2015 summer of gateware.  This year (2016) MyHDL is participating in the Google summer of code again, for the second year, continuing as a sub-org of the Python Software Foundation organization.

This year, so far, has been amazing and inspiring.  We have had many talented students inquire about the project and contribute to myhdl and rhea.  Unfortunately (and fortunately), GSoC is competitive and only 1 in 6 students are accepted, roughly.  Not all students that inquire and generate satisfactory proposals will be will be given a slot in the program.  This year we had an impressive number of students inquire about the projects, many who commited to generating proposals.

This year MyHDL was awarded six student slots!  Each of the projects this year will be working on developing HDL cores implemented with MyHDL, similar to the 2015 SDRAM controller.  The 2016 projects are:

  1. GEMAC
  2. Leros tiny processor
  3. (M)JPEG encoder frontend
  4. (M)JPEG encoder backend
  5. RISCV + tools
  6. HDMI + RISCV
This summer will be full of anticipation, waiting to see if the students reach their full potential.  If the students apply the same drive and ambition as demonstrated in the proposal process the MyHDL community will have six additional projects to add to the growing list.  I will be posting short updates on the projects and an overall summary as it completes.

[ - ]
Comment by chipmuenkJune 21, 2016
Six projects - that's terrific! What do you think about entering a common project proposal to the 2017 GSoC for integrating myHDL into the Python filter design tool pyFDA (https://github.com/chipmuenk/pyfda, shameless plug ...)?

Cheers,

Christian
[ - ]
Comment by cfeltonJanuary 15, 2017

@chipmuenk, you can apply to be a suborg under the Python umbrella and setup a project.  GSoC wants students to work on new features for the open-source project - which the HDL integration would be for pyfda.  

To post reply to a comment, click on the 'reply' button attached to each comment. To post a new comment (not a reply to a comment) check out the 'Write a Comment' tab at the top of the comments.

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: