Sign in

username or email:

password:



Not a member?
Forgot your Password?

Ads

See Also

DSPEmbedded Systems

Welcome to FPGARelated.com !

FPGARelated.com has been around since 2006 and has become over the years a very popular resource for Field-programmable gate array (FPGA) experts around the world.

You are invited to create an account with us (quick and free). Doing so will allow you to participate to the comp.arch.fpga usenet group, to rate fpga books, internet resources and blogs.

Comp.Arch.FPGA

Save money on (Xilinx,Altera,Microsemi,Lattice,Micron & More
by Stephen Flett sent on 2013-06-20 00:12:00
Attention: If you buy electronic components and are looking to cut cost. I work with many ... 

Save Money On (Xilinx,Micron,Altera,Lattice,Microsemi,Quick Logic & more
by Stephen Flett sent on 2013-06-20 00:08:00
Attention: If you buy electronic components and are looking to cut cost. Please feel free to con... 

New soft processor core paper publisher?
by Unknown sent on 2013-06-19 17:13:00
I have a general purpose soft processor core that I developed in verilog. = The processor is unusu... 

comparing between Xilinx and altera
by bjzhangwn@gmail.com sent on 2013-06-19 16:29:00
I have a project that need about 300KLE, I want to choose a device between = the Xilinx V7 and Alte... 

Modelsim ought to be cheaper
by Kevin Neilson sent on 2013-06-19 14:13:00
Why is Modelsim so expensive? It is a mature product and yet it segfaults = on me all the time. C... 

Ask about finding maximum and second's maximum number in array is given.
by phanhuyich sent on 2013-06-19 11:40:00
I am starting to study VHDL. Now, I have to do an exercise with the following content: I have to... 

Chasing Bugs in the Fog
by rickman sent on 2013-06-18 20:24:00
I have a bug in a test fixture that is FPGA based. I had thought it was in the software which con... 

DDR2 Concurrent Auto Precharge
by Mike Perkins sent on 2013-06-18 12:00:00
I have come across a VHDL Free Model Foundry mt47h16m16.vhd which gives me some errors. Has anyo... 

[ANN] LOOPGEN-Fast hardware looping VHDL IPs
by Nikolaos Kavvadias sent on 2013-06-13 06:06:00
The LOOPGEN IP collection provides fast hardware architectures for implementing nested loop structu... 

problem with the GTX wrapper in questa
by rahulkhikher sent on 2013-06-12 09:34:00
Hi, Tools used by me : questa - 10.0c , xilinx - 13.2, ubuntu - 11.04. I am trying to simu... 

Latest Papers, Theses, Articles, etc

Performance driven FPGA design with an ASIC perspective
by Andreas Ehliar |
0

FPGA devices are an important component in many modern devices. This means that it is important that... Performance driven FPGA design with an ASIC perspective
Architectures, Methods, and Tools for Distributed Run-time Reconfigurable FPGA-based Systems
by Dirk Koc |
-3

More than two decades in FPGA evolution have emerged in a multibillion US$ market and devices that a... Architectures, Methods, and Tools for Distributed Run-time Reconfigurable FPGA-based Systems
Implementing video compression algorithms on reconfigurable devices
by Stewart, Graeme |
0

The increasing density offered by Field Programmable Gate Arrays(FPGA), coupled with their short des... Implementing video compression algorithms on  reconfigurable devices
FPGA-based reconfigurable on-board computing systems for space applications
by Toshinori Kuwahar |
-1

The purpose of the thesis is to conceptualize an application method of ground-based reconfigurable F... FPGA-based reconfigurable on-board computing systems for space applications
Security for volatile FPGAs
by Saar Drimer |
-1

With recon gurable devices fast becoming complete systems in their own right, interest in their secu... Security for volatile FPGAs
Numerical Solutions of Differential Equations on FPGA-Enhanced Computers
by Chuan H |
+1

Conventionally, to speed up scientific or engineering (S&E) computation programs on general-purpose ... Numerical Solutions of Differential Equations on   FPGA-Enhanced Computers
Memory Reduced and Fast DDS Using FPGA
by Dr. R. K. Sharma |
0

Direct digital synthesis is a method of creating arbitrary waveforms of desired frequency. A general... Memory Reduced and Fast DDS Using FPGA
Physical Synthesis Toolkit for Area and Power Optimization on FPGAs
by Tomasz Sebastian Czajkowski |
+1

A Field-Programmable Gate Array (FPGA) is a configurable platform for implementing a variety of logi... Physical Synthesis Toolkit for Area and Power Optimization on FPGAs