Sign in

Not a member? | Forgot your Password?

See Also

DSPEmbedded Systems

Welcome to ! has been around since 2006 and has become over the years a very popular resource for Field-programmable gate array (FPGA) experts around the world.

You are invited to create an account with us (quick and free). Doing so will allow you to participate to the comp.arch.fpga usenet group, to rate fpga books, internet resources and blogs.


Program Xilinx with Altera JTAG Programmer?
by jackm sent on 2015-02-28 11:39:00
Hello, I am looking for an ultra-cheap way to program Xilinx CPLDs and FPGAs. On Ebay they sell Al... 

Microblaze problem with FSL core
by hafezmg48 sent on 2015-02-26 08:30:00
Hi guys, I'm not sure this is the right place to ask this question, but I found no answers to it ... 

An Altera CPLD "JTAG Unlocker"
by Unknown sent on 2015-02-25 08:20:00
Hi There, From time to time I see people having Altera CPLDs on the "JTAG Lockout" st= atus. I h... 

New invention: Systematic method of coding wave pipelined circuits in HDL
by Weng Tianxiang sent on 2015-02-24 13:14:00
Hi Jim, glen, JK, rickman, Mike, Andy,=20 I have filed a provisional patent application: "Systema... 

FPGA Project -
by Julian Gardner sent on 2015-02-24 12:42:00
Looking for someone to work on a project. Quick Notes 1. PCI FGPA Card (standard off the shelf... 

Inferring F7 / F8 Mux in Xilinx
by Kevin Neilson sent on 2015-02-18 20:48:00
I'm posting this here for my own future reference. If you infer a mux with fewer than 2**n inputs... 

Open Source GPGPU core
by Unknown sent on 2015-02-18 17:07:00
I've been designing an open source Larrabee-esque GPGPU processor in System= Verilog and I thought ... 

Kintex UltraScale board with two DDR4 interfaces?
by Owenh sent on 2015-02-16 11:48:00
Hello, I am looking for a Xilinx Kintex UltraScale FPGA board, where it would be possible to run ... 

Dynamic partial reconfiguration on Spartan 3 chips
by Unknown sent on 2015-02-13 13:21:00
Well it finally worked for me. i had many problems especially with the PAR tool of Xilinx ... ... 

processor core validation
by alb sent on 2015-02-11 17:12:00
Hi everyone, I was wondering if anyone can point me to some formal method to validate a soft pr... 

Latest Papers, Theses, Articles, etc

Introducing the Spartan 3E FPGA and VHDL
by Mike Field |

I want to help hackers take the plunge into the world of FPGAs-- Starting at purchasing an FPGA deve... Introducing the Spartan 3E FPGA and VHDL
FPGAs for Dummies - Altera Special Edition
by Andrew Moore |

Field programmable gate arrays (FPGAs) are integrated circuits that enable designers to program cust... FPGAs for Dummies - Altera Special Edition
Embedded Design Handbook
by Altera |

The Embedded Design Handbook complements the primary documentation for the Altera® tools for embedd... Embedded Design Handbook
Adam Taylor's MicroZed Chronicles
by Adam Taylor |

This is a collection of a number of blogs I have written for the Xilinx Xcell Daily blog on how to u... Adam Taylor's MicroZed Chronicles
Free Range VHDL
by Bryan Mealy |

The no-frills guide to writing powerful code for you digital implementations.... Free Range VHDL
The Shock and Awe VHDL Tutorial
by Bryan Mealy |

The purpose of this tutorial is to provide students with a guide to help develop the skills necessar... The Shock and Awe VHDL Tutorial
VHDL Tutorial
by Peter J. Ashenden |

The purpose of this tutorial is to describe the modeling language VHDL. VHDL includes facilities for... VHDL Tutorial
VHDL handbook
by Hardi Electronics |

Introduction to Verilog
by Peter M. Nyasulu |

Verilog HDL is one of the two most common Hardware Description Languages (HDL) used by integrated ci... Introduction to Verilog
FPGA Implementation of Digital Filters
by Chi-Jui Chou |

Digital Filtering algorithms are most commonly implemented using general purpose digital signal proc... FPGA Implementation of Digital Filters