Sign in

Not a member? | Forgot your Password?

See Also

DSPEmbedded Systems

Welcome to FPGARelated.com !

FPGARelated.com has been around since 2006 and has become over the years a very popular resource for Field-programmable gate array (FPGA) experts around the world.

You are invited to create an account with us (quick and free). Doing so will allow you to participate to the comp.arch.fpga usenet group, to rate fpga books, internet resources and blogs.

Comp.Arch.FPGA

XILINX PCIe read of slow device
by David Binette sent on 2014-10-31 14:09:00
What is the correct way to handle a PCIE request to a slow device? I have a xilinx spartan 6 PCIe... 

looking for dev kit for ProAsic3
by alb sent on 2014-10-30 15:16:00
Hi everyone, I'm looking for a dev kit for a ProAsic3 A3PE3000 (microsemi) with some minimum am... 

The EDIF variant used by fit150X.exe
by Johann Klammer sent on 2014-10-29 12:06:00
Can anyone point me to samples of the edif variant accepted by the atmel PLD fitters? Google can't... 

MIPI M-PHY and FPGA?
by mnentwig sent on 2014-10-28 07:18:00
Hi, does anybody know whether it is possible (or impossible) to use an FPGA's serial transceivers... 

USB PHY recommendations
by Mike Perkins sent on 2014-10-24 18:21:00
I have started using the TI TUSB1210 which is a USB PHY with a ULPI interface. However, I can... 

[cross-post] verification vs design
by alb sent on 2014-10-24 12:33:00
Hi everyone, I've recently had to argue why it is not 'sane' to budget 500 hours of development... 

Altera 100-pins chip
by Rego sent on 2014-10-23 13:30:00
Hello, I'm looking for suggestions for an Altera 100-pins chip which I can use in a board like th... 

Non-project mode Vivado simulation?
by Unknown sent on 2014-10-23 00:15:00
Is it possible to run a Vivado simulation in non-project mode? I can't seem to find any docu... 

Fast and slow clocks
by Unknown sent on 2014-10-20 12:26:00
I'm wondering what the correct way to handle the following situation is. Sorry this is a bit long w... 

Need ideas for FYP
by Unknown sent on 2014-10-19 21:39:00
I am student of Bachelors and going to start my FYP in some days. I am going into the field of high ... 

Latest Papers, Theses, Articles, etc

Adam Taylor's MicroZed Chronicles
by Adam Taylor |
0

This is a collection of a number of blogs I have written for the Xilinx Xcell Daily blog on how to u... Adam Taylor's MicroZed Chronicles
Free Range VHDL
by Bryan Mealy |
0

The no-frills guide to writing powerful code for you digital implementations.... Free Range VHDL
The Shock and Awe VHDL Tutorial
by Bryan Mealy |
0

The purpose of this tutorial is to provide students with a guide to help develop the skills necessar... The Shock and Awe VHDL Tutorial
VHDL Tutorial
by Peter J. Ashenden |
0

The purpose of this tutorial is to describe the modeling language VHDL. VHDL includes facilities for... VHDL Tutorial
VHDL handbook
by Hardi Electronics |
0

Introduction to Verilog
by Peter M. Nyasulu |
0

Verilog HDL is one of the two most common Hardware Description Languages (HDL) used by integrated ci... Introduction to Verilog
FPGA Implementation of Digital Filters
by Chi-Jui Chou |
0

Digital Filtering algorithms are most commonly implemented using general purpose digital signal proc... FPGA Implementation of Digital Filters
FPGAs!? Now What?
by Dave Vandenbout |
0

There are numerous requests in Internet forums that go something like this: "I am new to using FPGAs... FPGAs!? Now What?
Architecture of FPGAs and CPLDs: A Tutorial
by Stephen Brown |
0

This paper provides a tutorial survey of architectures of commercially available high-capacity fiel... Architecture of FPGAs and CPLDs: A Tutorial
Performance driven FPGA design with an ASIC perspective
by Andreas Ehliar |
0

FPGA devices are an important component in many modern devices. This means that it is important that... Performance driven FPGA design with an ASIC perspective