Sign in

Not a member? | Forgot your Password?

Search blogs

Search tips

Free PDF Downloads

Adam Taylor's MicroZed Chronicles

Performance driven FPGA design with an ASIC perspective

FPGAs!? Now What?

Architecture of FPGAs and CPLDs: A Tutorial

FPGA Implementation of Digital Filters

Recent Blogs on FPGARelated

I don’t often convert VHDL to Verilog but when I do ...
posted by Christopher Felton

Spline interpolation
posted by Markus Nentwig

BGA and QFP at Home 1 - A Practical Guide.
posted by Victor Yurkovsky

Introducing the VPCIe framework
posted by Fabien Le Mentec

How FPGAs work, and why you'll buy one
posted by Yossi Kreinin

Learning VHDL - Basics
posted by Enrico Garante

Articles by category

See Also

DSPEmbedded Systems

FPGA Blogs > Christopher Felton > MyHDL Interface Example

Christopher Felton (contact)
Christopher Felton's current favorite projects are implementing DSP digital circuits with MyHDL for FPGAs. More information @ show full bio

Would you like to be notified by email when Christopher Felton publishes a new blog?


Pageviews: 445

MyHDL Interface Example

Posted by Christopher Felton on Jan 18 2014 under Xilinx | Altera | HDLs | Tips and Tricks | HowTos | Basics | MyHDL   

MyHDL Interfaces Example

With the next release of MyHDL, version 0.9, conversion of interfaces will be supported.  In this context an interface is any object with a Signal attribute.  This can be used to simplify connection between modules and port definitions.  For example, if I want to define a simple memory-map bus, the Signals for the bus can be defined as follows:

class BareBoneBus:
    def __init__(self):
        self.wr = Signal(False)
        self.rd = Signal(False)
        self.ack = Signal(False)
        self.rdat = Signal(intbv(0)[8:])
        self.wdat = Signal(intbv(0)[8:])
        self.addr = Signal(intbv(0)[16:])

The interface definition can be used to connect the bus between different modules (interface the modules).  To demonstate the above as an interface, I am going to invent a convoluted example.  The example is a small system that contains some buttons and LEDs (majority of FPGA dev boards have these).  When a button is pressed a BareBoneBus (bbbus) bus cycle will be generated to read the LED register and invert the value and write the inverted value back to the LED register.

Obviously, this system achieves its goal: invert the LEDs, the hard way!  This is ok, the example is pedagogical.

Often it is advantageous to write a test before implementing the module (test driven design, TDD).  Before jumping to the interface usage, here is the meat of a test.

def tbstim(): =
    yield delay(10) = not
    yield delay(10) = 1
    for _ in range(8):
        yield clock.posedge
    assert leds == 0xFF = 0

    yield delay(10) = 0x1F
    yield clock.posedge = 0
    for _ in range(8):
        yield clock.posedge
    assert leds == 0

    print("*** TEST PASSED ***")
    raise StopSimulation

The test verifies the LEDs invert when the button is pressed.  For this example I did not simulate an “actual” button press (with the signal bouncing around like a two-year old after a nap) but the design does debounce the buttons a little.  If you load the design on a board you will see it acts as expected.

On a side note, this design can easily be loaded on a board, simply clone (or fork) the example repository and run the script.  This requires the myhdl_tools pkg and currently only supports a small number of boards.  Board definitions are easy to add, feel free to submit pull requests with additional boards.

Four components are needed: memory-mapped bus (defined above), register based LED driver, button state-machine to drive a bus cycle, and the top-level.  The following are the different modules.

Top-Level and LED


The interfaces remove the complexity (and carpal tunnel) involved to connect (interface) modules.  Instead of having to list the bus signals individually for each module they are encapsulated in the interface.  This is similar to SystemVerilog (SV) interfaces but a magnitude of order improved (and this is an under statement).  My experience with SV interfaces has ranged from no synthesis support to incomplete and incompatible support in the various tools.

Because the MyHDL interfaces convert to standard Verilog and VHDL the interfaces are supported by the tools.

This example is trivial, those in search of advanced examples see the modules in this project.  One of the great features with cores defined in the mentioned project is they are bus agnostic, a bus (as long as it meets the minimum requirements) can easily be swapped out (depends only on which bus is passed to the module).  This is truly reusable cores.

The MyHDL interfaces simplify the development of complex digital systems and are powerful for designing reusable IP (i.e a big win).  This example is available @EDAPlayground. It is easy to experiment with different interfaces in MyHDL.


Rate this article:
Rating: 0 | Votes: 0
posted by Christopher Felton
Christopher Felton's current favorite projects are implementing DSP digital circuits with MyHDL for FPGAs. More information @ LinkedIn.

Previous post by Christopher Felton: MyHDL @EDAPlayground
Next post by Christopher Felton: Little to no benefit from C based HLS
all articles by Christopher Felton

Comments / Replies

Hey, Chris. Very exciting stuff! One of my big problems with some of my modules (like the SDRAM controller) is the number of I/O connections they need. This looks like a great way to simplify that.
1 year ago
Sorry, you need javascript enabled to post any comments.

Yes, the interfaces are great They are very powerful, you
can do quite a bit with them (more than I show here, topics
for future posts).

As the post mentions, as of Jan-2014 the interface conversion
is only supported in the 0.9 development branch. The development
branch is stable though (seems like a contradiction but it is not).
MyHDL releases are less frequent because there is a lot involved
with a release, documentation, (lots of doc), creating the release,
etc. More than just the code is involved with a release, at least
that is the MyHDL approach (which I think works well).

Most of the development is done on separate branches, tested
(regression tested with the large test collection) then merged to
the 0,9 development branch.

There are two features currently slated for 0.9, interfaces and a
fixed-point type. The interfaces have been implemented and the
fixed-point soon to follow. My guess is the official release will be
early summer.
1 year ago
Sorry, you need javascript enabled to post any comments.
Sorry, you need javascript enabled to post any comments.