FPGARelated.com

(@Corycet)


Re: 1st project having issues with latches?

Reply posted 7 years ago (09/18/2017)
PROBLEM SOLVED!So it did not make sense to me why both my code and adouvilles code were both delayed, so I decided I was going to use a scope to see what was happening...

Re: 1st project having issues with latches?

Reply posted 7 years ago (09/14/2017)
Thanks for providing a clock solution. I tested it and the latch issue seems to be solved but now the inhibit line takes 1-2 seconds to reactivate. It inhibits the...

Re: 1st project having issues with latches?

Reply posted 7 years ago (09/12/2017)
I have a scope so I can do what you mentioned with SRFF. Will chipscope provide any useful data as well? Haven't used it yet but I heard its a good tool to use to...

Re: 1st project having issues with latches?

Reply posted 7 years ago (09/12/2017)
Thanks, for the response. Can you show an example how to group all of the instantiations into one VHDL construct? Also curious as how to implement the clock. Since...

1st project having issues with latches?

New thread started 7 years ago
Hello, So I am new to FPGA's and thought I would start an easy project which tries to recreate the Motorola MC14514 or 4 bit transparent latch/ 4 to 16 line decoder....

Use this form to contact Corycet

Before you can contact a member of the *Related Sites:

  • You must be logged in (register here)
  • You must confirm you email address