Forums Update, Tips and Tricks - Please Read!

Started by stephaneb 8 years ago12 replieslatest reply 4 weeks ago2778 views
It's been a few months since the launch of the new forums.  Here are a few thoughts. The thumbsup and beer buttons    If there is one thing that could have a...

Variable IIR-Filter Coefficient calculation in frequency domain

Started by Nordmann 4 months ago6 replieslatest reply 3 weeks ago271 views
Hello,Currently im evaluating the usefulness of frequency domain filtering in FPGA for one of our projects. Im stuck with a problem that my limited knowledge of...
I own a Pynq Z1 FPGA board without built-in Wi-Fi. How can I connect a Wi-Fi module, specifically using GPIO or communication interfaces like UART, SPI, or I2C?...

dynamically configure Xilinx FFT IP core

Started by Amirtham 7 months ago1 replylatest reply 7 months ago68 views
Hi all,My design uses Xilinx's FFT LogiCORE IP which I use to do FFT of transform length 128 points. I configure the IP core in Vivado GUI, instantiate in my code...

Is N-body simulation in O(n) time possible?

Started by smjedison 8 months ago2 replieslatest reply 8 months ago80 views
Hi! My name is Mason. I've recently been messing around with FPGAs, and I think I found a way to do N-body simulation in O(n) time. First, some quick background....

Is this possible with an FPGA?

Started by Joe3502 4 years ago8 replieslatest reply 10 months ago216 views
Hi All, I am starting to learn Verilog in order to program FPGAs. I have a project where I need to take three digital signals coming from three hall sensors on...

LZW or BWC Compression cores for FPGAs

Started by Shparekh 1 year ago1 replylatest reply 10 months ago71 views
Hello,Can anyone recommend RTL level cores for LZW or BWC compression/decompresison engines? Thank you.Best regards,Sanjay 

Implementing a folded FIR on FPGA

Started by DHMarinov 3 years ago5 replieslatest reply 1 year ago175 views
Hello there,This is a follow up video about FIR filter design on FPGA. It goes into the implementation of a folded FIR as well as some aspects the design.You can...

Xilinx FIR Compiler Fractional Rate Converter

Started by ismailt42 3 years ago4 replieslatest reply 1 year ago326 views
Hello, I have designed a FIR Fractional Rate Converter Filter by using FIR Compiler. The purpose of the design convert 20MHz(20M samples) to 20.48MHz(20.48M samples)...

Noise Generated using differential pmods as single ended

Started by abdul_samad 5 years ago1 replylatest reply 1 year ago86 views
HiI have a zedboard and a nexys video artix 7 board. I am generating a sinusoid from DDS Core of the same frequency (by supplying the same phase increment and the...

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: