A Verilog HDL Primer, Third Edition
- Written for new users. - Explains the language through simple examples. - Explains the syntax of language using commonly-used design terminology. - Explains the behavioral style, the dataflow style, and structural style in detail. - Concepts of delay and timing are clearly explained. - Testbench writing is made easier by providing a number of examples. - Many hardware modeling examples have also been provided to make this an excellent reference.
Also includes exercises for every chapter and expanded coverage of more language features including test bench writing strategies.
Third edition is based on IEEE Verilog 2001 Standard. It includes explanations of all the new features introduced in this version of the language, with examples.