FPGARelated.com
Forums

Is there any way to disable JTAG for Sptantan3AN

Started by Goli February 28, 2008
On Mar 4, 4:47 am, Martin Thompson <martin.j.thomp...@trw.com> wrote:
> Antti <Antti.Luk...@googlemail.com> writes: > > 3) Lattice ECP2 have non-volatile AES key, making them best candidate > > if design security/theft is of concern, also the design migration from > > Xilinx to Lattice is much much more easier then Xilinx to Actel > > If it's non-volatile, is it not "relatively easy" to extract the key > from the chip by invasive methods? I say "relatively", compared to > the volatile keys in a virtex device - still not a trivial task :-) > > Cheers, > Martin > > -- > martin.j.thomp...@trw.com > TRW Conekt - Consultancy in Engineering, Knowledge and Technologyhttp://www.conekt.net/electronics.html
I don't think design security is the issue if the OP's original system had an external PROM, whether or not it was re-programmable. Preventing inadvertent re-programming can be accomplished at the board level as noted, but if the device is delivered as a chip it is not as simple. I've seen microcontrollers programmed and sold as application-specific parts. Often the data sheet for the programmed part does not make it clear where the part came from, and the chip is re-marked. In this sort of scheme, you could always call out the JTAG pins as grounds... What is the actual application? Regards, Gabor