hi, recently I read a quote about VHDL vs Verilog, along the lines of "VHDL is made by SW people who don't understand HW and vice versa"... Does anybody know the exact wording and origin ? yg -- http://ygdes.com / http://yasep.org
VHDL vs Verilog
Started by ●February 12, 2010
Reply by ●February 12, 20102010-02-12
On 2/13/2010 12:15 AM, whygee wrote:> hi, > > recently I read a quote about VHDL vs Verilog, > along the lines of "VHDL is made by SW people who > don't understand HW and vice versa"... > > Does anybody know the exact wording and origin ? > > ygFFS, don't we have enough wasted bandwidth bickering over bypass networks? Every hardware engineer _knows_ VHDL is better, but would rather kill their mother (if they knew who she was) than admit it. Now take your thinly disguised troll post and piss off... ...to comp.lang.vhdl where you will find polite software people. Ask for Jonathan, Mike and KJ. Tell them I sent you. With special love, Syms. xx p.s. http://www.googlefight.com/index.php?lang=en_GB&word1=vhdl&word2=verilog
Reply by ●February 13, 20102010-02-13
On Feb 12, 7:15=A0pm, whygee <y...@yg.yg> wrote:> hi, > > recently I read a quote about VHDL vs Verilog, > along the lines of "VHDL is made by SW people who > don't understand HW and vice versa"... > > Does anybody know the exact wording and origin ? > > yg > --http://ygdes.com/http://yasep.orgJust ignore the troll. I'd like to get an answer to your question. Rick
Reply by ●February 13, 20102010-02-13
On Feb 12, 8:16=A0pm, Symon <symon_bre...@hotmail.com> wrote:> ...to comp.lang.vhdl where you will find polite software people. Ask for > Jonathan, Mike and KJ. Tell them I sent you. >Ooooo...you read my posts and am on your recommended reading list now!!! KJ
Reply by ●February 13, 20102010-02-13
hi ! Symon wrote:> FFS, don't we have enough wasted bandwidth bickering over bypass > networks? Every hardware engineer _knows_ VHDL is better, but would > rather kill their mother (if they knew who she was) than admit it.I have no shame to admit that I like VHDL (well, it's more a love/hate stuff, considering some aspects), but I know that Verilog exists, and I accept that others like it instead. The phrase that I partly remember summed up many things about the divergences between these two major HDL.> Now take your thinly disguised troll post and piss off...it's not a troll, it's an informal research for a paper. I just wanted to know where the humor I read somewhere (here ?) comes from. Is it attributed ?> ...to comp.lang.vhdl where you will find polite software people.does THAT exist ?> Ask for Jonathan, Mike and KJ. Tell them I sent you.hehe :-) no thanks, I post here because FPGA are not tied to one langage, so there are people here who know both HDLs.> With special love, Syms. xxhmmm "special love" is for tomorrow, feb.14th :-)> p.s. > > http://www.googlefight.com/index.php?lang=en_GB&word1=vhdl&word2=verilogwell, that's not what I'm looking for. thanks for the off-topic anyway :-) yg -- http://ygdes.com / http://yasep.org
Reply by ●February 13, 20102010-02-13
KJ wrote:> On Feb 12, 8:16 pm, Symon <symon_bre...@hotmail.com> wrote: >> ...to comp.lang.vhdl where you will find polite software people. Ask for >> Jonathan, Mike and KJ. Tell them I sent you. > Ooooo...you read my posts and am on your recommended reading list now!!!I did not know that I would trigger so many strong reactions, you know, it's just a reference check for a paper, I have no intention to start a vi vs emacs^W^W^Wnother pointless flamewar. regards,> KJyg -- http://ygdes.com / http://yasep.org
Reply by ●February 13, 20102010-02-13
whygee <yg@yg.yg> writes:> Does anybody know the exact wording and origin ?You mean this? http://groups.google.com/group/comp.lang.vhdl/msg/c9edc45f3a7c86d4 Petter -- A: Because it messes up the order in which people normally read text. Q: Why is top-posting such a bad thing? A: Top-posting. Q: What is the most annoying thing on usenet and in e-mail?
Reply by ●February 13, 20102010-02-13
On Sat, 13 Feb 2010 10:15:34 +0100, Petter Gustad <newsmailcomp6@gustad.com> wrote:>whygee <yg@yg.yg> writes: > >> Does anybody know the exact wording and origin ? > >You mean this? > >http://groups.google.com/group/comp.lang.vhdl/msg/c9edc45f3a7c86d4Right, that's it, but the epithet has been around far longer than that post. -- Jonathan Bromley whose location in the three-dimensional space rude<->polite VHDL<->Veriiog software<->hardware continues to vary strongly as a function of weather, my employer's demands, what's cool, and other factors.
Reply by ●February 13, 20102010-02-13
On Feb 12, 4:15=A0pm, whygee <y...@yg.yg> wrote:> recently I read a quote about VHDL vs Verilog, > along the lines of "VHDL is made by SW people who > don't understand HW and vice versa"... > > Does anybody know the exact wording and origin ?That's a quote by someone who doesn't understand VHDL.
Reply by ●February 13, 20102010-02-13
